A three-transistor CMOS circuit is presented, with adjustable nonlinear characteristics, which can be used as a map that generates discrete-time chaotic signals. A method of constructing a chaos generator using two map circuits is also proposed. The circuit is very compact, which makes it suitable for applications requiring the integration of a large number of random signal generators on a single VLSI chip.
Introduction: A discrete-time chaotic series can be generated by a simple iterative procedure:
where f (x) is a suitably chosen nonlinear function, operating here as a one-dimensional map. Recently, several analogue circuits generating discrete-time chaotic signals have been proposed [1] [2] [3] . These circuits are usually carefully designed to approximate one of the well-known chaos maps, e.g. a tent map or a logistic map, in order to obtain required statistical or frequency properties of the generated signal. There are applications, however, where these properties of the chaotic signal are of lesser importance, as long as the signal remains aperiodic and unpredictable. However, physical parameters of the circuit such as its power dissipation or the size of implementation may be of greater importance. This is particularly true if a large number of chaos generators are required on a single integrated circuit, e.g. to act as annealing noise sources in a stochastic neural network [4] . Similar considerations apply to the design of chaotic neuron circuits [5] . In this Letter we demonstrate how a compact three-transistor CMOS circuit can be used to implement a nonlinear map suitable for chaos generation. We also propose a compact chaotic signal generator consisting of two map circuits.
Map circuit: In general, a chaos map circuit is required to implement a non-monotonic characteristic, with the 'average steepness' (averaging in terms of the probability distribution of the generated chaotic signal) greater than unity. The proposed map circuit, which achieves this requirement, is shown in Fig. 1 It is important to make sure that the map circuit design is robust against process parameter variations, which may affect the steepness of the characteristic. In our circuit, the map characteristic may be adjusted by changing the voltage V BIAS . In the generator this will determine whether the output signal is chaotic or periodic. This controllability is essential for applications such as chaotic neural networks.
Chaos generator: Normally, in addition to a map circuit, two sampleand-hold (S=H) circuits are required to implement a discrete-time chaos generator. In a voltage-mode circuit, assuming that the map circuit has a high-impedance input, the arrangement shown in Fig. 3a should be used. A two-phase clock is required. On phase f 1 the input of the map circuit is equal to x n , the map circuit evaluates f (x n ) and the output x nþ1 is sampled onto C 1 . On phase f 2 the value of x nþ1 is transferred to C 2 so that it can subsequently be held constant at the input of the map circuit during the next iteration. Sometimes, the buffer is omitted, and instead a large ratio of C 1 =C 2 is used to reduce the charge-sharing error of the second S=H [1] . The settling time t set of the map circuit loaded by C 1 sets the limit on the minimum duration of f 1 . The time required to perform the second S=H (phase f 2 ), however, reduces the maximum operating frequency of the chaos generator. We propose here an interesting alternative, shown in Fig. 3b , which allows the generation of chaotic samples at the maximum rate of f max ¼ 1=t set . In this oscillator two map circuits are used. On phase f 1 the first map circuit generates the output signal which corresponds to x nþ1 ¼ f (x n ). Then, on phase f 2 , the second map circuit generates the output signal which corresponds to x nþ2 ¼ f (x n þ1). A simple analogue switch could be used to select one of the map circuit outputs on f 1 and the other on f 2 , thus maximising the frequency of the generated chaotic samples. Using two map circuits is efficient: all transistors in the oscillator contribute to the essential operation of the map circuit or act as switches and no circuit area or power consumption is wasted on the S=H buffer.
Results: The circuit has been simulated using 0.6 mm CMOS process (W=L ¼ 4 mm=0.6 mm) , while C 1 and C 2 were implemented by the inherent input capacitances of the map circuits so that the chaos generator circuit consists of eight transistors only. It has to be mentioned, that dynamic effects due to charge injection from the switches, use of transistor gate-source capacitances as sample= hold capacitors, etc. somewhat modify the effective map, as compared with the simulated DC transfer characteristics of the map circuit shown in Fig. 2 . Nevertheless, in the envisaged applications the actual shape of the map is of no great importance, as long as a chaotic signal is obtained.
The 
